A Reconfigurable Architecture for Binary Acceleration of Loops with Memory Accesses

Publication
ACM Trans. Reconfigurable Technol. Syst.